
INTEGRATED CIRCUITS



Product specification File under Integrated Circuits, IC04 January 1995



QUADRUPLE BILATERAL SWITCHES

The HEF4066B has four independent bilateral analogue switches (transmission gates). Each switch has two input/output terminals (Y/Z) and an active HIGH enable input (E). When E is connected to V_{DD} a low impedance bidirectional path between Y and Z is established (ON condition). When E is connected to V_{SS} the switch is disabled and a high impedance between Y and Z is established (OFF condition).

The HEF4066B is pin compatible with the HEF4016B but exhibits a much lower ON resistance. In addition the ON resistance is relatively constant over the full input signal range.




Fig. 2 Pinning diagram.

7769712

Fig. 1 Functional diagram.

PINNING

 E_0 to E_3 enable inputs Y_0 to Y_3 input/output terminals Z_0 to Z_3 input/output terminals HEF4066BP(N): 14-lead DIL; plastic (SOT27-1) HEF4066BD(F): 14-lead DIL; ceramic (cerdip) (SOT73)) HEF4066BT(D): 14-lead SO; plastic (SOT108-1) (): Package Designator North America

APPLICATION INFORMATION

An example of application for the HEF4066B is:

Analogue and digital switching




Fig. 3 Schematic diagram (one switch).

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134) Power dissipation per switch

For other RATINGS see Family Specifications

D.C. CHARACTERISTICS

 $T_{amb} = 25 \text{ °C}$

-

	V _{DD} V	symbol	min.	typ.	max.		conditions
ON resistance	5 10 15	R _{ON}		350 80 60	2500 245 175	Ω Ω Ω	$\begin{cases} E_n \text{ at } V_{DD} \\ V_{is} = V_{SS} \text{ to } V_{DD} \\ \text{see Fig. 4} \end{cases}$
ON resistance	5 10 15	R _{ON}	- - -	115 50 40	340 160 115	Ω Ω Ω	E _n at V _{DD} V _{is} = V _{SS} see Fig. 4
ON resistance	5 10 15	R _{ON}	- - -	120 65 50	365 200 155	Ω Ω Ω	E _n at V _{DD} V _{is} = V _{DD} see Fig. 4
'Δ' ON resistance between any two channels	5 10 15	ΔR _{ON}	_ _ _	25 10 5	-	Ω Ω Ω	E _n at V _{DD} V _{is} = V _{SS} to V _{DD} see Fig. 4
OFF state leakage current, any channel OFF	5 10 15	loz	- - -	 _	 200	nA nA nA	E _n at V _{SS}
E _n input voltage LOW	5 10 15	VIL	- - -	2,25 4,50 6,75	1 2 2	V V V	$\begin{cases} I_{is} = 10 \ \mu A \\ see Fig. 9 \end{cases}$

	V _{DD} V	symbol	T -40 max.	amb (⁰ (+ 25 max.	C) + 85 max.		conditions
Quiescent device current	5 10 15	IDD	1,0 2,0 4,0	1,0 2,0 4,0	7,5 15,0 30,0	μΑ μΑ μΑ	$\begin{cases} V_{SS} = 0; all valid \\ input combinations; \\ V_{I} = V_{SS} or V_{DD} \end{cases}$
Input leakage current at E _n	15	±IN	_	300	1000	nA	E _n at V _{SS} or V _{DD}

Product specification

HEF4066B

gates

P max. 100 mW

HEF4066B gates




Fig. 4 Test set-up for measuring RON.




Fig. 5 Typical $R_{\mbox{ON}}$ as a function of input voltage.

 $E_n \text{ at } V_{DD}$ $I_{is} = 200 \ \mu\text{A}$ $V_{SS} = 0 \ V$

NOTE

To avoid drawing V_{DD} current out of terminal Z, when switch current flows into terminals Y, the voltage drop across the bidirectional switch must not exceed 0,4 V. If the switch current flows into terminal Z, no V_{DD} current will flow out of terminals Y, in this case there is no limit for the voltage drop across the switch, but the voltages at Y and Z may not exceed V_{DD} or V_{SS}.

HEF4066B gates

A.C. CHARACTERISTICS

 $V_{\mbox{\scriptsize SS}}$ = 0 V; $T_{\mbox{\scriptsize amb}}$ = 25 °C; input transition times \leqslant 20 ns

	V _{DD} V	symbol	typ.	max.		
Propagation delays V _{is} — V _{os} HIGH to LOW LOW to HIGH	5 10 15 5 10	^t PHL tPLH	10 5 5 10 5	20 10 10 20 10	ns ns ns ns ns	<pre>> note 1 > note 1</pre>
	15		5	10	ns	J
Output disable times E _n → V _{os} HIGH	5 10 15	^t PHZ	80 65 60	160 130 120	ns ns ns	} note 2
LOW	5 10 15	^t PLZ	80 70 70	160 140 140	ns ns ns	} note 2
Output enable times E _n ─► V _{OS} HIGH	5 10 15	^t PZH	40 20 15	80 40 30	ns ns ns	} note 2
LOW	5 10 15	^t PZL	45 20 15	90 40 30	ns ns ns	} note 2
Distortion, sine-wave response	5 10 15		0,25 0,04 0,04		% % %	} note 3
Crosstalk between any two channels	5 10 15		- 1 -		MHz MHz MHz	} note 4
Crosstalk; enable input to output	5 10 15		_ 50 _		mV mV mV	} note 5
OFF-state feed-through	5 10 15		_ 1 _		MHz MHz MHz	} note 6
ON-state frequency response	5 10 15		 90 		MHz MHz MHz	} note 7
	V _{DD} V	typical fo	rmula for	Ρ (μW)	where f _i = input freq. (MHz) f _o = output freq. (MHz)	
Dynamic power dissipation per package (P)	5 10 15	3 500 f _i	+ Σ(f _o CL + Σ(f _o CL + Σ(f _o CL	$\times V_{DD}^{2}$	C_L = load capacitance (pF) $\Sigma(f_0C_L)$ = sum of outputs V_{DD} = supply voltage (V)	

HEF4066B gates

NOTES

 V_{is} is the input voltage at a Y or Z terminal, whichever is assigned as input. V_{os} is the output voltage at a Y or Z terminal, whichever is assigned as output.

- 1. $R_L = 10 \text{ k}\Omega$ to V_{SS} ; $C_L = 50 \text{ pF}$ to V_{SS} ; $E_n = V_{DD}$; $V_{is} = V_{DD}$ (square-wave); see Figs 6 and 10.
- 2. $R_L = 10 k\Omega$; $C_L = 50 pF$ to V_{SS} ; $E_n = V_{DD}$ (square-wave); $V_{is} = V_{DD}$ and R_L to V_{SS} for t_{PHZ} and t_{PZH} ;
 - $V_{is} = V_{SS}$ and R_{L} to V_{DD} for tpLZ and tpZL; see Figs 6 and 11.
- 3. $R_L = 10 k\Omega$; $C_L = 15 pF$; $E_n = V_{DD}$; $V_{is} = \frac{1}{2} V_{DD(p-p)}$ (sine-wave, symmetrical about $\frac{1}{2} V_{DD}$); $f_{is} = 1 kHz$; see Fig. 7.
- 4. $R_{L} = 1 k\Omega$; $V_{is} = \frac{1}{2} V_{DD(p-p)}$ (sine-wave, symmetrical about $\frac{1}{2} V_{DD}$); 20 log $\frac{V_{os}(B)}{V_{is}(A)} = -50 dB$; $E_{n}(A) = V_{SS}$; $E_{n}(B) = V_{DD}$; see Fig. 8.
- 5. $R_L = 10 \text{ k}\Omega$ to V_{SS} ; $C_L = 15 \text{ pF}$ to V_{SS} ; $E_n = V_{DD}$ (square-wave); crosstalk is $|V_{OS}|$ (peak value); see Fig. 6.
- 6. $R_L = 1 k\Omega$; $C_L = 5 pF$; $E_n = V_{SS}$; $V_{is} = \frac{1}{2} V_{DD(p-p)}$ (sine-wave, symmetrical about $\frac{1}{2} V_{DD}$); 20 log $\frac{V_{os}}{V_{is}} = -50 dB$; see Fig. 7.
- 7. $R_L = 1 k\Omega$; $C_L = 5 pF$; $E_n = V_{DD}$; $V_{is} = \frac{1}{2} V_{DD(p-p)}$ (sine-wave, symmetrical about $\frac{1}{2} V_{DD}$); 20 log $\frac{V_{os}}{V_{is}} = -3 dB$; see Fig. 7.




Fig. 6.




Fig. 7.

HEF4066B gates




Fig. 8.




Fig. 9.

HEF4066B gates





Fig. 10 Waveforms showing propagation delays from V_{is} to V_{os} .



(1) V_{is} at V_{DD} ; (2) V_{is} at V_{SS} .

Fig. 11 Waveforms showing output disable and enable times.